Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	23	(trac$3 and clock$2 and tim$3 and emulat$3).clm.	US-PGPUB	OR	OFF	2006/02/03 17:54
L3	30	(trac$3 and clock$2 and emulat$3). clm.	US-PGPUB	OR	OFF	2006/02/03 17:54

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	434	714/45.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/02/03 15:18
L3	433	processor and trace and clock and timing and stall$2 and @ad<"20010901"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/02/03 17:04
L6	20	swoboda.in. and texas.as. and @ad<"20010901" and @ad>"20000830"	USPAT	OR	OFF	2006/02/03 17:08
S1	202	703/28.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/02/03 12:43
S3	1	"6985848".pn.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/02/03 15:31

Results for "((trace<and>clock)<and>stall) <and> (pyr >= 1951 <and> pyr <= 2001)"
Your search matched **317** of **1310010** documents.
A maximum of **500** results are displayed, **50** to a page, sorted by **Relevance** in **Descending** order.

e-mail printer friendly

Modify Search

» Search Options

((trace<and>clock)<and>stall) <and> (pyr >= 1951 <and> pyr <= 2001) Search

View Session History

New Search

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

view selected items Select All Deselect All

View: **1-50** | 51-100 | 101-150 | 151-200 | 201-250 | Next >

1. **Performance analysis and optimization of latency insensitive systems**
   Carloni, L.P.; Sangiovanni-Vincentelli, A.L.;
   Design Automation Conference, 2000. Proceedings 2000. 37th
   June 5-9, 2000 Page(s):361 - 367
   AbstractPlus | Full Text: PDF(716 KB) **IEEE CNF**
   Rights and Permissions

2. **Latent design faults in the development of the Multiflow TRACE/200**
   Colwell, R.P.; Lethin, R.A.;
   Reliability, IEEE Transactions on
   Volume 43, Issue 4, Dec. 1994 Page(s):557 - 565
   Digital Object Identifier 10.1109/24.370226
   AbstractPlus | Full Text: PDF(888 KB) **IEEE JNL**
   Rights and Permissions

3. **The DASH prototype: Logic overhead and performance**
   Lenoski, D.; Laudon, J.; Joe, T.; Nakahira, D.; Stevens, L.; Gupta, A.; Hennessy, J.;
   Parallel and Distributed Systems, IEEE Transactions on
   Volume 4, Issue 1, Jan. 1993 Page(s):41 - 61
   Digital Object Identifier 10.1109/71.205652
   AbstractPlus | Full Text: PDF(1976 KB) **IEEE JNL**
   Rights and Permissions

4. **MPS: miss-path scheduling for multiple-issue processors**
   Banerjia, S.; Sathaye, S.W.; Menezes, K.N.; Conte, T.M.;
   Computers, IEEE Transactions on
   Volume 47, Issue 12, Dec. 1998 Page(s):1382 - 1397
   Digital Object Identifier 10.1109/12.737684
   AbstractPlus | References | Full Text: PDF(400 KB) **IEEE JNL**
   Rights and Permissions

5. **Improving latency tolerance of multithreading through decoupling**
   Parcerisa, J.-M.; Gonzalez, A.;
   Computers, IEEE Transactions on
   Volume 50, Issue 10, Oct. 2001 Page(s):1084 - 1094
   Digital Object Identifier 10.1109/12.956093
   AbstractPlus | References | Full Text: PDF(2536 KB) **IEEE JNL**
   Rights and Permissions

6. **Coming challenges in microarchitecture and architecture**
   Ronen, R.; Mendelson, A.; Lai, K.; Shih-Lien Lu; Pollack, F.; Shen, J.P.;
   Proceedings of the IEEE
   Volume 89, Issue 3, March 2001 Page(s):325 - 340
   Digital Object Identifier 10.1109/5.915377

AbstractPlus | References | Full Text: PDF(196 KB) | Full Text: HTML IEEE JNL
Rights and Permissions

7. **Impact of virtual channels and adaptive routing on application performance**
Vaidya, A.S.; Sivasubramaniam, A.; Das, C.R.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 12, Issue 2, Feb. 2001 Page(s):223 - 237
Digital Object Identifier 10.1109/71.910875
AbstractPlus | References | Full Text: PDF(2032 KB) IEEE JNL
Rights and Permissions

8. **IEEE recommended practice for futurebus+.**
IEEE Std 896.3-1993
25 July 1994 Page(s):i
AbstractPlus | Full Text: PDF(13404 KB) IEEE STD

9. **The 68040 processor. 2. Memory design and chip**
Edenfield, R.W.; Gallup, M.G.; Ledbetter, W.B., Jr.; McGarity, R.C.; Quintana, E.E.; Reininger, R.A.;
Micro, IEEE
Volume 10, Issue 3, June 1990 Page(s):22 - 35
Digital Object Identifier 10.1109/40.56323
AbstractPlus | Full Text: PDF(1243 KB) IEEE JNL
Rights and Permissions

10. **Advances of the counterflow pipeline microarchitecture**
Janik, K.J.; Lu, S.-L.; Miller, M.F.;
High-Performance Computer Architecture, 1997., Third International Symposium on
1-5 Feb. 1997 Page(s):230 - 236
Digital Object Identifier 10.1109/HPCA.1997.569675
AbstractPlus | Full Text: PDF(608 KB) IEEE CNF
Rights and Permissions

11. **Hardware accelerators for timing simulation of VLSI digital circuits**
Lewis, D.M.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 7, Issue 11, Nov. 1988 Page(s):1134 - 1149
Digital Object Identifier 10.1109/43.9184
AbstractPlus | Full Text: PDF(1492 KB) IEEE JNL
Rights and Permissions

12. **CPU cache prefetching: Timing evaluation of hardware implementations**
Tse, J.; Smith, A.J.;
Computers, IEEE Transactions on
Volume 47, Issue 5, May 1998 Page(s):509 - 526
Digital Object Identifier 10.1109/12.677225
AbstractPlus | References | Full Text: PDF(612 KB) IEEE JNL
Rights and Permissions

13. **Mtool: an integrated system for performance debugging shared memory multiprocessor applications**
Goldberg, A.J.; Hennessy, J.L.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 4, Issue 1, Jan. 1993 Page(s):28 - 40
Digital Object Identifier 10.1109/71.205651
AbstractPlus | Full Text: PDF(1264 KB) IEEE JNL
Rights and Permissions

14. **Issues in the design of high performance SIMD architectures**
Allen, J.D.; Schimmel, D.E.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 7, Issue 8, Aug. 1996 Page(s):818 - 829
Digital Object Identifier 10.1109/71.532113
AbstractPlus | References | Full Text: PDF(1308 KB) IEEE JNL
Rights and Permissions

15. **Architecture technique trade-offs using mean memory delay time**
Chung-Ho Chen; Somani, A.K.;
Computers, IEEE Transactions on
Volume 45, Issue 10, Oct. 1996 Page(s):1089 - 1100
Digital Object Identifier 10.1109/12.543704
AbstractPlus | References | Full Text: PDF(1160 KB) IEEE JNL
Rights and Permissions

16. **Run-time monitoring of communication activities in a rapid prototyping environment**
Kirschbaum, A.; Becker, J.; Glesner, M.;
Rapid System Prototyping, 1998. Proceedings. 1998 Ninth International Workshop on
3-5 June 1998 Page(s):52 - 57
Digital Object Identifier 10.1109/IWRSP.1998.676668
AbstractPlus | Full Text: PDF(80 KB) IEEE CNF
Rights and Permissions

17. **How does processor MHz relate to end-user performance? II. Memory subsystem and instruction set**
White, S.W.; Hester, P.D.; Kemp, J.W.; McWilliams, G.J.;
Micro, IEEE
Volume 13, Issue 5, Oct. 1993 Page(s):79 - 89
Digital Object Identifier 10.1109/40.238004
AbstractPlus | Full Text: PDF(924 KB) IEEE JNL
Rights and Permissions

18. **High-performance DRAMs in workstation environments**
Cuppu, V.; Jacob, B.; Davis, B.; Mudge, T.;
Computers, IEEE Transactions on
Volume 50, Issue 11, Nov. 2001 Page(s):1133 - 1153
Digital Object Identifier 10.1109/12.966491
AbstractPlus | References | Full Text: PDF(6783 KB) IEEE JNL
Rights and Permissions

19. **A CMOS RISC CPU designed for sustained high performance on large applications**
Lotz, J.; Miller, B.; Delano, E.; Lamb, J.; Forsyth, M.; Hotchkiss, T.;
Solid-State Circuits, IEEE Journal of
Volume 25, Issue 5, Oct. 1990 Page(s):1190 - 1198
Digital Object Identifier 10.1109/4.62141
AbstractPlus | Full Text: PDF(776 KB) IEEE JNL
Rights and Permissions

20. **Architecture of the Pentium microprocessor**
Alpert, D.; Avnon, D.;
Micro, IEEE
Volume 13, Issue 3, June 1993 Page(s):11 - 21
Digital Object Identifier 10.1109/40.216745
AbstractPlus | Full Text: PDF(864 KB) IEEE JNL
Rights and Permissions

21. **TCP and UDP performance over a wireless LAN**
Xylomenos, G.; Polyzos, G.C.;
INFOCOM '99. Eighteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Proceedings. IEEE
Volume 2, 21-25 March 1999 Page(s):439 - 446 vol.2
Digital Object Identifier 10.1109/INFCOM.1999.751376
AbstractPlus | Full Text: PDF(768 KB) IEEE CNF
Rights and Permissions

22. **A VLIW architecture for a trace scheduling compiler**
Colwell, R.P.; Nix, R.P.; O'Donnell, J.J.; Papworth, D.B.; Rodman, P.K.;
Computers, IEEE Transactions on
Volume 37, Issue 8, Aug. 1988 Page(s):967 - 979
Digital Object Identifier 10.1109/12.2247
AbstractPlus | Full Text: PDF(1324 KB) IEEE JNL
Rights and Permissions

23. **The importance of prepass code scheduling for superscalar and superpipelined processors**
Chang, P.P.; Lavery, D.M.; Mahlke, S.A.; Chen, W.Y.; Hwu, W.-M.W.;
Computers, IEEE Transactions on
Volume 44, Issue 3, March 1995 Page(s):353 - 370
Digital Object Identifier 10.1109/12.372029
AbstractPlus | References | Full Text: PDF(1744 KB) **IEEE JNL**
Rights and Permissions

24. **SPARC64: a 64-b 64-active-instruction out-of-order-execution MCM processor**
Williams, T.; Patkar, N.; Shen, G.;
Solid-State Circuits, IEEE Journal of
Volume 30, Issue 11, Nov. 1995 Page(s):1215 - 1226
Digital Object Identifier 10.1109/4.475709
AbstractPlus | Full Text: PDF(1656 KB) **IEEE JNL**
Rights and Permissions

25. **Improving the accuracy vs. speed tradeoff for simulating shared-memory multiprocessors with ILP processors**
Durbhakula, M.; Pai, V.S.; Adve, S.;
High-Performance Computer Architecture, 1999. Proceedings. Fifth International Symposium On
9-13 Jan. 1999 Page(s):23 - 32
Digital Object Identifier 10.1109/HPCA.1999.744317
AbstractPlus | Full Text: PDF(128 KB) **IEEE CNF**
Rights and Permissions

26. **Design and evaluation of a switch cache architecture for CC-NUMA multiprocessors**
Iyer, R.R.; Bhuyan, L.N.;
Computers, IEEE Transactions on
Volume 49, Issue 8, Aug. 2000 Page(s):779 - 797
Digital Object Identifier 10.1109/12.868025
AbstractPlus | References | Full Text: PDF(1536 KB) **IEEE JNL**
Rights and Permissions

27. **A scalable front-end architecture for fast instruction delivery**
Reinman, G.; Anstin, T.; Calder, B.;
Computer Architecture, 1999. Proceedings of the 26th International Symposium on
2-4 May 1999 Page(s):234 - 245
Digital Object Identifier 10.1109/ISCA.1999.765954
AbstractPlus | Full Text: PDF(216 KB) **IEEE CNF**
Rights and Permissions

28. **Energy dissipation in general purpose microprocessors**
Gonzalez, R.; Horowitz, M.;
Solid-State Circuits, IEEE Journal of
Volume 31, Issue 9, Sept. 1996 Page(s):1277 - 1284
Digital Object Identifier 10.1109/4.535411
AbstractPlus | References | Full Text: PDF(812 KB) **IEEE JNL**
Rights and Permissions

29. **Analytical prediction of performance for cache coherence protocols**
Srbljic, S.; Vranesic, Z.G.; Stumm, M.; Budin, L.;
Computers, IEEE Transactions on
Volume 46, Issue 11, Nov. 1997 Page(s):1155 - 1173
Digital Object Identifier 10.1109/12.644291
AbstractPlus | References | Full Text: PDF(560 KB) **IEEE JNL**
Rights and Permissions

30. **Dynamic and transparent binary translation**
Gschwind, M.; Altman, E.R.; Sathaye, S.; Ledak, P.; Appenzeller, D.;
Computer
Volume 33, Issue 3, March 2000 Page(s):54 - 59
Digital Object Identifier 10.1109/2.825696
AbstractPlus | References | Full Text: PDF(293 KB) **IEEE JNL**
Rights and Permissions

☐ **31. Increasing cache bandwidth using multiport caches for exploiting ILP in non-numerical code**
Moon, S.M.;
Computers and Digital Techniques, IEE Proceedings-
Volume 144, Issue 5, Sept. 1997 Page(s):295 - 303

AbstractPlus | Full Text: PDF(956 KB) **IEE JNL**

☐ **32. A ray queueing and sorting design for real time ray casting**
Doggett, M.;
Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on
Volume 4, 28-31 May 2000 Page(s):641 - 644 vol.4
Digital Object Identifier 10.1109/ISCAS.2000.858833

AbstractPlus | Full Text: PDF(420 KB) **IEEE CNF**
Rights and Permissions

☐ **33. Architectural considerations for application-specific counterflow pipelines**
Childers, B.R.; Davidson, J.W.;
Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference on
21-24 March 1999 Page(s):3 - 22
Digital Object Identifier 10.1109/ARVLSI.1999.756034

AbstractPlus | Full Text: PDF(160 KB) **IEEE CNF**
Rights and Permissions

☐ **34. PERL-a registerless architecture**
Suresh, P.; Moona, R.;
High Performance Computing, 1998. HIPC '98. 5th International Conference On
17-20 Dec. 1998 Page(s):33 - 40
Digital Object Identifier 10.1109/HIPC.1998.737968

AbstractPlus | Full Text: PDF(160 KB) **IEEE CNF**
Rights and Permissions

☐ **35. Code positioning to reduce instruction cache misses in signal processing applications on multimedia RISC processors**
Stolberg, H.-J.; Ikekawa, M.; Kuroda, I.;
Acoustics, Speech, and Signal Processing, 1997. ICASSP-97., 1997 IEEE International Conference on
Volume 1, 21-24 April 1997 Page(s):699 - 702 vol.1
Digital Object Identifier 10.1109/ICASSP.1997.599864

AbstractPlus | Full Text: PDF(372 KB) **IEEE CNF**
Rights and Permissions

☐ **36. IEEE recommended practice for industrial and commercial power systems analysis**
IEEE Std 399-1990
15 Dec. 1990

AbstractPlus | Full Text: PDF(16180 KB) **IEEE STD**

☐ **37. The i486 CPU: executing instructions in one clock cycle**
Crawford, J.H.;
Micro, IEEE
Volume 10, Issue 1, Feb. 1990 Page(s):27 - 36
Digital Object Identifier 10.1109/40.46766

AbstractPlus | Full Text: PDF(848 KB) **IEEE JNL**
Rights and Permissions

☐ **38. The design of a microsupercomputer**
Mudge, T.N.; Brown, R.B.; Birmingham, W.P.; Dykstra, J.A.; Kayssi, A.I.; Lomax, R.J.; Olukotun, O.A.; Sakallah, K.A.; Milano, R.A.;
Computer
Volume 24, Issue 1, Jan. 1991 Page(s):56 - 64
Digital Object Identifier 10.1109/2.67194

AbstractPlus | Full Text: PDF(788 KB) **IEEE JNL**
Rights and Permissions

39. **Pipelining and bypassing in a VLIW processor**
Abnous, A.; Bagherzadeh, N.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 5, Issue 6, June 1994 Page(s):658 - 664
Digital Object Identifier 10.1109/71.285612
AbstractPlus | Full Text: PDF(632 KB) **IEEE JNL**
Rights and Permissions

40. **Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors**
Brooks, D.M.; Bose, P.; Schuster, S.E.; Jacobson, H.; Kudva, P.N.; Buyuktosunoglu, A.; Wellman, J.; Zyuban, V.; Gupta, M.; Cook, P.W.;
Micro, IEEE
Volume 20, Issue 6, Nov.-Dec. 2000 Page(s):26 - 44
Digital Object Identifier 10.1109/40.888701
AbstractPlus | References | Full Text: PDF(212 KB) **IEEE JNL**
Rights and Permissions

41. **Inherently lower-power high-performance superscalar architectures**
Zyuban, V.V.; Kogge, P.M.;
Computers, IEEE Transactions on
Volume 50, Issue 3, March 2001 Page(s):268 - 285
Digital Object Identifier 10.1109/12.910816
AbstractPlus | References | Full Text: PDF(1616 KB) **IEEE JNL**
Rights and Permissions

42. **Theory of latency-insensitive design**
Carloni, L.P.; McMillan, K.L.; Sangiovanni-Vincentelli, A.L.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 20, Issue 9, Sept. 2001 Page(s):1059 - 1076
Digital Object Identifier 10.1109/43.945302
AbstractPlus | References | Full Text: PDF(496 KB) **IEEE JNL**
Rights and Permissions

43. **Comparison of two common pipeline structures**
Golden, M.; Mudge, T.;
Computers and Digital Techniques, IEE Proceedings-
Volume 143, Issue 3, May 1996 Page(s):161 - 167
AbstractPlus | Full Text: PDF(792 KB) **IEE JNL**

44. **The synergy of multithreading and access/execute decoupling**
Parcerisa, J.-M.; Gonzalez, A.;
High-Performance Computer Architecture, 1999. Proceedings. Fifth International Symposium On
9-13 Jan. 1999 Page(s):59 - 63
Digital Object Identifier 10.1109/HPCA.1999.744329
AbstractPlus | Full Text: PDF(64 KB) **IEEE CNF**
Rights and Permissions

45. **A hybrid simulation approach enabling performance characterization of large software systems**
Werner, B.; Magnusson, P.;
Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 1997. MASCOTS '97., Proceedings Fifth International Symposium on
12-15 Jan. 1997 Page(s):73 - 80
Digital Object Identifier 10.1109/MASCOT.1997.567585
AbstractPlus | Full Text: PDF(816 KB) **IEEE CNF**
Rights and Permissions

46. **IEEE Recommended Practice for Electric Systems in Health Care Facilities**
IEEE Std 602-1996 [The White Book]
January 1997 Page(s):i - 436
AbstractPlus | Full Text: PDF(4580 KB) **IEEE STD**

47. **IEEE recommended practice for electric systems in health care facilities**
ANSI/IEEE Std 602-1986

28 Feb. 1986

AbstractPlus | Full Text: PDF(22580 KB) IEEE STD

48. **A performance comparison of contemporary DRAM architectures**
Cuppu, V.; Jacob, B.; Davis, B.; Mudge, T.;
Computer Architecture, 1999. Proceedings of the 26th International Symposium on
2-4 May 1999 Page(s):222 - 233
Digital Object Identifier 10.1109/ISCA.1999.765953

AbstractPlus | Full Text: PDF(188 KB) IEEE CNF
Rights and Permissions

49. **TCP fast recovery strategies: analysis and improvements**
Lin, D.; Kung, H.T.;
INFOCOM '98. Seventeenth Annual Joint Conference of the IEEE Computer and Communications Societies. Proceedings. IEEE
Volume 1, 29 March-2 April 1998 Page(s):263 - 271 vol.1
Digital Object Identifier 10.1109/INFCOM.1998.659662

AbstractPlus | Full Text: PDF(992 KB) IEEE CNF
Rights and Permissions

50. **Performance Analysis Using the MIPS R10000 Performance Counters**
Zagha, M.; Larson, B.; Turner, S.; Itzkowitz, M.;
Supercomputing, 1996. Proceedings of the 1996 ACM/IEEE Conference on
1996 Page(s):16 - 16

AbstractPlus | Full Text: PDF(240 KB) IEEE CNF
Rights and Permissions

View: **1-50** | 51-100 | 101-150 | 151-200 | 201-250 | Next >

Google Scholar BETA

trace clock timing stall | 1951 - 2001 | Search | Advanced Scholar Searc | Scholar Preferences | Scholar Help

Scholar

Results **1** - **10** of about **441** for **trace clock timing stall**. (**0.07** seconds)

Performance Evaluation of the Memory Hierarchy of a Desktop PC using Commodity Chips with Specific ...

A Pavlov, JL Béchennec, D Etiemble - EUROMICRO 97.'New Frontiers of Information Technology'., ..., 1997 - doi.ieeecs.org

... The final specific **trace** is got by dis- carding all the ... to the external memory (the wall **clock** time which ... The **timing** aspect of the final specific **trace** is thus ...

Web Search - doi.ieeecomputersociety.org - ieeexplore.ieee.org - ieeexplore.ieee.org

Latent Design Faults in the Development of the Multiflow **TRACE**/200

RP Colwell - IEEE TRANSACTIONS ON RELIABILITY, 1994 - ieeexplore.ieee.org

... To make this easier, we varied **timing**, voltage, and ... The system **clock** generator could switch between a fast ... The basic philosophy of the **TRACE** VLIW calls for ...

Cited by 8 - Web Search - ieeexplore.ieee.org - ingentaconnect.com - all 4 versions »

Verification Methodology of Compatible Microprocessors

JS Yim, CJ Park, WS Yang, HS Oh, HC Lee, H Choi, ... - Proceedings of 34th DAC, 1997 - ieeexplore.ieee.org

... 5. (a)Signal Flow Graph showing the **clock timing** of flip ... need to extract and maintain large **trace** file ... mix, FSM transition coverage, pipeline **stall** event coverage ...

Cited by 2 - Web Search - sigda.org - acm.org - ieeexplore.ieee.org

A VLIW architecture for a **trace** scheduling compiler

RP Colwell, RP Nix, JJ O'Donnell, DB Papworth, PK ... - IEEE Transactions on Computers, 1988 - doi.ieeecs.org

... In spite of the **clock** cycle disparities, the **TRACE** 14/200 yields approximately 4-10 times the performance of a VAX that costs twice as much, and from l/2 to l ...

Cited by 319 - Web Search - doi.ieeecomputersociety.org - portal.acm.org - courses.ece.uiuc.edu - all 11 versions »

CMOS PA-RISC processor for a new family of workstations

M Forsyth, S Mangelsdorf, E Delano, C Gleason, J ... - Proceedings of COMPCON, 1991 - ieeexplore.ieee.org

... External PC board **trace** delays are used to control placement of **clock** edges and SEAM control signals so that system **timing** can be tuned for a wide variety of ...

Cited by 14 - Web Search - ieeexplore.ieee.org

Reducing power in high-performance microprocessors

V Tiwari, D Singh, S Rajgopal, G Mehta, R Patel, F ... - DAC, 1998 - doi.ieeecomputersociety.org

... that the characteristics of an application **trace** that track ... qualify the **clock** can potentially introduce **timing** critical skews ... when few blocks can be **clock** gated ...

Cited by 137 - Web Search - portal.acm.org - sigda.org - cselab.snu.ac.kr - all 12 versions »

Run-Time Monitoring of Communication Activities in a Rapid Prototyping Environment

A Kirschbaum, J Becker, M Glesner - PROC INT WORKSHOP RAPID SYST PROTOTYPING. pp. 52-57. 1998, 1998 - doi.ieeecs.org

... relevant data from the standard **trace** for different ... are abstracted from their individual **timing** informa- tion ... and some parameters for the **clock** generation path ...

Cited by 4 - Web Search - doi.ieeecomputersociety.org - ieeexplore.ieee.org - portal.acm.org - all 6 versions »

High-performance CMOS system design using wave pipelining

KJ Nowka - 1995 - reports.stanford.edu

... additional tran- sistors within the pipeline to provide **stall** capabilities are ... The **clock timing** constraints which must be met for correct circuit operation in ...

Cited by 13 - View as HTML - Web Search - historical.ncstrl.org - portal.acm.org

Clock rate versus IPC: The end of the road for conventional microarchitectures

V Agarwal, MS Hrishikesh, SW Keckler, D Burger - CONF PROC ANNU INT SYMP COMPUT ARCHIT ISCA. pp. 248-259. ..., 2000 - cs.utexas.edu

... of our analytical models as in- puts to SimpleScalar-based **timing** simulation, we ... to 35nm technology, using different approaches for scaling the **clock** and the ...

Cited by 249 - View as HTML - Web Search - cs.utah.edu - www-2.cs.cmu.edu - student.ee.uwa.edu.au - all 20 versions »

Simulating Asynchronous Architectures on Transputer Networks
G Theodoropoulos, JV Woods - Parallel and Distributed Processing, 1996. PDP'96. ..., 1996 - doi.ieeecs.org
... One solution to **clock**-related **timing** problems is to ... The absence of one parallelity event from a pair in the final **trace** indicates the oc- currence of a ...
Cited by 1 - Web Search - doi.ieeecomputersociety.org - ieeexplore.ieee.org - cs.man.ac.uk - all 6 versions »